{"schema_version":1,"metadata":{"branch":"current","release":"8.0","architecture":"amd64","generated_at":"2026-10-21T02:36:06.049247+00:00","source_url":"https://cdn.openbsd.org/pub/OpenBSD/snapshots/packages/amd64/sqlports-7.55.tgz","source_sha256":"a9ce8ec55a8fe364fc54ad95f17013a9932c665a6e50e55f31cee56f1d69cccc","package_count":12123,"source_kind":"sqlports"},"package":{"name":"yosys-0.69","path":"cad/yosys","url":"/packages/current/cad/yosys/","comment":"Yosys Open SYnthesis Suite","homepage":"https://github.com/YosysHQ","maintainer":"Thomas Dettbarn <dettus@dettus.net>","description":"This is a framework for RTL synthesis tools. It currently has extensive\nVerilog-2005 support and provides a basic set of synthesis algorithms for\nvarious application domains.\n\nYosys can be adapted to perform any synthesis job by combining the existing\npasses (algorithms) using synthesis scripts and adding additional passes as\nneeded by extending the yosys C++ code base.\n","description_source":null,"description_unresolved":[],"package_architecture":"amd64","stem":"yosys","readme":{"url":"/packages/data/99/995c433a8c361a98d432fdbf0c08b1685dc93d13c2c8964d37095081d5bd7cb1.json","unresolved":[]},"dependencies":[{"path":"devel/libffi","type":"library","package_spec":"","url":"/packages/current/devel/libffi/"},{"path":"lang/python/3","type":"runtime","package_spec":"","url":"/packages/current/lang/python/3/"},{"path":"devel/bison","type":"build","package_spec":"","url":"/packages/current/devel/bison/"},{"path":"devel/gtest","type":"build","package_spec":"","url":"/packages/current/devel/gtest/"},{"path":"devel/cmake/core","type":"build","package_spec":"STEM->=4","url":"/packages/current/devel/cmake/core/"},{"path":"devel/ninja","type":"build","package_spec":"","url":"/packages/current/devel/ninja/"},{"path":"lang/python/3","type":"build","package_spec":"","url":"/packages/current/lang/python/3/"},{"path":"lang/python/3","type":"test","package_spec":"","url":"/packages/current/lang/python/3/"}],"reverse_dependencies":{"count":2,"url":"/packages/data/0a/0ac727a505c5460e5739e1e33375b81738b4df99c0e024a26ee8231a72e5c293.json"},"categories":["cad","lang/python"],"flavors":[],"only_for_architectures":["aarch64","amd64","arm","i386","mips64","mips64el","powerpc","powerpc64","riscv64","sparc64","alpha","hppa"],"not_for_architectures":[]}}