{"schema_version":1,"metadata":{"branch":"release","release":"7.9","architecture":"amd64","generated_at":"2026-09-09T04:04:02.361425+00:00","source_url":"https://cdn.openbsd.org/pub/OpenBSD/7.9/packages/amd64/sqlports-7.54.tgz","source_sha256":"2de00144847bf9da3a365be982f101dbb55d591ed7a915ea94984a16ab0e0404","package_count":12059,"source_kind":"sqlports"},"package":{"name":"abc-1.01.20210519","path":"cad/abc","url":"/packages/release/cad/abc/","comment":"system for sequential logic synthesis and verification","homepage":"https://people.eecs.berkeley.edu/~alanmi/abc","maintainer":"Alessandro De Laurenzis <just22@atlantide.mooo.com>","description":"ABC is a growing software system for synthesis and verification of binary\nsequential logic circuits appearing in synchronous hardware designs. ABC\ncombines scalable logic optimization based on And-Inverter Graphs (AIGs),\noptimal-delay DAG-based technology mapping for look-up tables and standard\ncells, and innovative algorithms for sequential synthesis and verification.\n","package_architecture":"amd64","stem":"abc","readme":null,"dependencies":[{"path":"devel/cmake/core","type":"build","package_spec":"STEM->=4","url":"/packages/release/devel/cmake/core/"},{"path":"devel/ninja","type":"build","package_spec":"","url":"/packages/release/devel/ninja/"},{"path":"devel/gmake","type":"build","package_spec":"","url":"/packages/release/devel/gmake/"}],"reverse_dependencies":{"count":2,"url":"/packages/data/e8/e86251235ac801ad68e2335c903e8ca84bb92135e3ad7b8d674457201517cee4.json"},"categories":["cad"],"flavors":[],"only_for_architectures":["aarch64","amd64","arm","i386","mips64","mips64el","powerpc","powerpc64","riscv64","alpha","hppa","sparc64","m88k","sh"],"not_for_architectures":[]}}