{"schema_version":1,"metadata":{"branch":"current","release":"7.9","architecture":"amd64","generated_at":"2026-09-09T04:04:41.004595+00:00","source_url":"https://cdn.openbsd.org/pub/OpenBSD/snapshots/packages/amd64/sqlports-7.55.tgz","source_sha256":"fcdbba1b9df747882aa9bab4af20ebec8dac10655069c90f1cd4145c06e1235e","package_count":12031,"source_kind":"sqlports"},"package":{"name":"abc-1.01.20210519","path":"cad/abc","url":"/packages/current/cad/abc/","comment":"system for sequential logic synthesis and verification","homepage":"https://people.eecs.berkeley.edu/~alanmi/abc","maintainer":"Alessandro De Laurenzis <just22@atlantide.mooo.com>","description":"ABC is a growing software system for synthesis and verification of binary\nsequential logic circuits appearing in synchronous hardware designs. ABC\ncombines scalable logic optimization based on And-Inverter Graphs (AIGs),\noptimal-delay DAG-based technology mapping for look-up tables and standard\ncells, and innovative algorithms for sequential synthesis and verification.\n","package_architecture":"amd64","stem":"abc","readme":null,"dependencies":[{"path":"devel/cmake/core","type":"build","package_spec":"STEM->=4","url":"/packages/current/devel/cmake/core/"},{"path":"devel/ninja","type":"build","package_spec":"","url":"/packages/current/devel/ninja/"},{"path":"devel/gmake","type":"build","package_spec":"","url":"/packages/current/devel/gmake/"}],"reverse_dependencies":{"count":2,"url":"/packages/data/05/0529109ffc546507f4124c97a3ce650dc0b97fb2993abc21a002c8532c079074.json"},"categories":["cad"],"flavors":[],"only_for_architectures":["aarch64","amd64","arm","i386","mips64","mips64el","powerpc","powerpc64","riscv64","sparc64","alpha","hppa","m88k","sh"],"not_for_architectures":[]}}