{"schema_version":1,"metadata":{"branch":"release","release":"8.0","architecture":"amd64","generated_at":"2026-10-21T02:35:53.703506+00:00","source_url":"https://cdn.openbsd.org/pub/OpenBSD/8.0/packages/amd64/sqlports-7.55.tgz","source_sha256":"393d2bd6f5b23c8ba1809ec63f3e8310d7787d329b7350089609a078eb01a387","package_count":12098,"source_kind":"sqlports"},"package":{"name":"abc-1.01.20210519","path":"cad/abc","url":"/packages/release/cad/abc/","comment":"system for sequential logic synthesis and verification","homepage":"https://people.eecs.berkeley.edu/~alanmi/abc","maintainer":"Alessandro De Laurenzis <just22@atlantide.mooo.com>","description":"ABC is a growing software system for synthesis and verification of binary\nsequential logic circuits appearing in synchronous hardware designs. ABC\ncombines scalable logic optimization based on And-Inverter Graphs (AIGs),\noptimal-delay DAG-based technology mapping for look-up tables and standard\ncells, and innovative algorithms for sequential synthesis and verification.\n","description_source":null,"description_unresolved":[],"package_architecture":"amd64","stem":"abc","readme":null,"dependencies":[{"path":"devel/cmake/core","type":"build","package_spec":"STEM->=4","url":"/packages/release/devel/cmake/core/"},{"path":"devel/ninja","type":"build","package_spec":"","url":"/packages/release/devel/ninja/"},{"path":"devel/gmake","type":"build","package_spec":"","url":"/packages/release/devel/gmake/"}],"reverse_dependencies":{"count":0,"url":null},"categories":["cad"],"flavors":[],"only_for_architectures":["aarch64","amd64","arm","i386","mips64","mips64el","powerpc","powerpc64","riscv64","sparc64","alpha","hppa","m88k","sh"],"not_for_architectures":[]}}